

Binary Multiplication

- Serial Multiplier

- Booth Encoding

- Booth Recoding (bit-pair encoding)

Chapter 4 (p56-57)

- Clock Rate and Instruction Rate

- Fetch-Execute Cycle

Chapter 5

- opcodes, operands, results (p63)

- variable length instructions vs fixed-length instructions (63--64)

- registers (64--66)

- cisc vs risc (67)

- fetch, decode, read, execute, store (p58)

- pipeline and stalls, consequences, forwarding, no-op (68--73)

- program counter, fetch-execute and branching (73--74)

- subroutines (75)

- MIPS (p77)

- minimalistic/RISC and orthogonality (78-79)

- Condition Codes (cc) (p80)

Chapter 6

- 0 address design (stack architecture) (84)

- 1 address design (accumulator architecture) (85)

- 2 address design (85)

- 3 address design (86)

- immediates

- operand encoding

 - as opcode (88)

 - as a type

- multiple values (register offset) (89)

- tradeoffs (90)

- referencing: immediate, direct, indirect, via register, via memory (91--93)